Return to Article Details
A Novel Low Leakage Power Reduction CMOS Design Technique
Download
Download PDF