View of Design and Hardware Realization of a Synthesis-Aware Layered LDPC Decoder with Deterministic Multi-Bit Fault Validation for SDR Applications

Return to Article Details Design and Hardware Realization of a Synthesis-Aware Layered LDPC Decoder with Deterministic Multi-Bit Fault Validation for SDR Applications Download Download PDF